ADCCLK: Specifies the analog-to-digital converter clock.
Sample Duration: Chooses the number of ADC clock ticks for a given ADC sample. High impedance inputs require longer samples. A recommended duration is 20 nsec.
Sample Trigger: Controls when to start sampling channels.
SYSCLK: Indicates the speed of the CPU clock.